The device fabrication steps were similar to those described in Ref. 1. Specifically, first, crossbar lines, 200 nm wide and separated by 400 nm gaps, were formed on 4" silicon wafers covered by 200 nm of thermal SiO2. After standard cleaning and rinse, fabrication started with an e-beam evaporation of Ta (5 nm)/Pt (60 nm) bilayer over a patterned photoresist to form the bottom wires. After liftoff, the wafer was descum by active oxygen dry etching at 200C for 10 minutes.
Then, a blanket film consisting of a 5-nm sputtered Al2O3 barrier and a 30-nm TiO2 switching layer was deposited. This film was then removed by etching in an ICP chamber using CHF3 plasma, while preserving it in the future crossbar area by pre-deposited negative photoresist. After stripping the photoresist in the 1165 solvent for 3 hours at 80C, the wafer was cleaned using a mild descum procedure performed in a RIE chamber for 15 seconds with 10 mTorr oxygen plasma at 300 W. Next, the top electrode, consisting of 15 nm Ti and 60 nm Pt layers, was deposited by e-beam evaporation; then top wires were patterned by liftoff process. Finally, the wire bonding pads were formed by e-beam deposition of Cr (10 nm) /Ni (30 nm) /Au (500nm). All lithographic steps were performed using a DUV stepper using a 248 nm laser. After fabrication and dicing, the dies were annealed in a reducing atmosphere (10% H2, 90% N2) for 15 minutes at 300C and wirebonded to a DIP40 package. The final crossbar layout is shown in Fig.1a .
All electrical characterizations were performed using the Agilent B1500A parameter analyzer with Agilent B1530 arbitrary waveform generator modules. In addition, the Agilent B5250A switching matrix was employed for selecting one device from the crossbar and carrying out the experiment. Before performing the STDP experiments with a memristor, it was electrically formed by applying 210 μA, reaching 2.6 V in a current-controlled sweep. After that, the device switching thresholds were measured by applying a double I-V ramp (Fig. 1b) ; they have turned out to be close to 0.7 V for the set operation (i.e. switching from low to high conductive state), and close to -0.8 V for the reset operation.
STDP Modeling
A detailed inspection of experimental data at small positive time delays on Figure 3a explains our particular choice for Λt. For example, we have also tried more common expression used in neuroscience
but as Fig. S1 shows such fitting is much less accurate at describing saturation in ΔG at small positive Δt. Such saturation is observed for different values of G0 and is likely attributed to the specific memristor switching dynamics. Figure S1 . Comparison between the original fitting function that is discussed in the main text (R 2 = 0.9471) and the one described by the same equations but with Λt modeled with Eq. S1 (R 2 = 0.8756) for the particular case G0 = 50 μS. Fitting parameters for Eq. S1 are a +' = -45.36, τ +' = 0.064, a -' = 107.84, τ -' = 0.127.
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Self-Tuning Dynamics
To get an additional insight on the convergence dynamics in the considered self-adaption experiment we have studied the influence of the model parameters on the final distribution of memristor conductances. The results of one interesting finding are shown in Figure S2 . As this figure shows the smearing and additional hump in the final conductance distributions on Fig. 4d are due to misbalance between aand a + fitting parameters. Because aand a + represent, respectively, the potentiation and the depression rate of the synapses for the given STDP window, by increasing a -/ a + ratio more and more synapses evolve, on average, to the higher conductance state. However, when ais close a + = 13.02, the additional hump disappears and the final conductances are confined within very small range. 
